

What is claimed is:

1. A ROM embedded DRAM, comprising:
a DRAM array having a first portion of ROM cells and a second portion of DRAM cells;
wherein the ROM cells are formed by programming DRAM cells within the DRAM array; and
correction circuitry fabricated on and integrated with the DRAM.
2. The ROM embedded DRAM of claim 1, wherein the correction circuitry is hard coded.
3. The ROM embedded DRAM of claim 1, wherein the correction circuitry is error correcting code circuitry.
4. The ROM embedded DRAM of claim 1, wherein the error correction circuitry is parity checking circuitry.
5. The ROM embedded DRAM of claim 1, wherein the error correction circuitry is chosen from a group consisting of:
parity, Hamming code, modified Hamming code, Gray code, polynomial checking, and cyclical redundancy checking.
6. A method of fabricating a ROM embedded DRAM, comprising:
forming an array of DRAM cells having a first portion of ROM cells and a second portion of DRAM cells;
programming a ROM portion of the DRAM cells as ROM bits; and
encoding the ROM bits in error correction circuitry.
7. The method of claim 6, wherein encoding comprises:
encoding with ECC circuitry.

8. The method of claim 6, wherein encoding comprises:
encoding with parity checking circuitry.
9. A method of operating a ROM embedded DRAM, comprising:
receiving a row and column address to read data from a ROM section;
reading an encoded ROM bit;
correcting the read ROM bit if necessary; and
presenting the corrected ROM bit as output data.
10. The method of claim 9, wherein correcting comprises:
decoding the read ROM bit with error correcting circuitry;
comparing the decoded ROM bit with the actual ROM bit; and
correcting if the decoded ROM bit differs from the read ROM bit.
11. The method of claim 8, wherein decoding comprises:
error correcting with ECC circuitry.
12. The method of claim 11, wherein error correcting with ECC circuitry
comprises:
generating an ECC corrected ROM bit from a read ROM bit;
comparing the ECC corrected bit with the read ROM bit; and
correcting the read ROM bit if the ECC corrected ROM bit and the read
ROM bit do not match.
13. The method of claim 10, wherein decoding comprises:
error correcting with parity checking.
14. The method of claim 13, wherein error correcting with parity checking
comprises:
comparing the parity check bit with the read ROM bit; and
inverting the read ROM bit if the parity bit indicates an error.

15. A ROM embedded DRAM, comprising:
a DRAM array having a first portion of ROM bits and a second portion of DRAM bits; and
an error correction element containing encoded ROM bit data for each ROM bit.
16. The ROM embedded DRAM of claim 15, wherein the error correction element is error correcting code (ECC) circuitry.
17. The ROM embedded DRAM of claim 15, wherein the error correction element is parity checking circuitry.
18. A method of repairing ROM bit errors in a ROM embedded DRAM, comprising:
programming a ROM section of a ROM embedded DRAM;
encoding ROM data in error correction circuitry;
determining whether the ROM bit data is correct; and
correcting the ROM bit data if the ROM bit data and the stored data are different.
19. The method of claim 18, wherein determining whether the ROM bit data is correct comprises:
decoding the ROM data; and
comparing the decoded ROM data to the read ROM data.
20. The method of claim 19, wherein decoding the ROM data is performed by error correction circuitry (ECC).
21. The method of claim 19, wherein decoding the ROM data is performed by parity checking circuitry.
22. A method of correcting ROM bit errors in a ROM embedded DRAM, comprising:
programming a ROM section of a ROM embedded DRAM;

